Learn the flow real IP is built with
Courses run in small batches with lab time on every module. Available for individual learners, corporate teams and college partnerships.
VLSI Design Fundamentals (RTL to GDSII)
A full-flow overview: HDL basics, synthesis, static timing, place-and-route and tapeout, taught in sequence.
Digital IC Design with Verilog / SystemVerilog
RTL coding practices, FSM design and synthesis-aware coding style, built around real IP core examples.
ASIC Verification with UVM
Building a UVM testbench from scratch — sequences, scoreboards, coverage — against one of our own IP cores.
Physical Design Bootcamp
Floorplanning, placement, CTS and routing fundamentals using an industry-standard toolflow.
Internship / Industry Project Track
A longer placement working directly on an active IP core or client project under engineer supervision.
For colleges & corporate teams
We run cohort batches for engineering departments and companies onboarding new design or verification hires. Curriculum, pace and lab access are adjusted to the group, and batches are scheduled around your academic calendar or onboarding timeline.
Request a batch quotation-
▸
Custom curriculumModules selected to match the group's existing coursework or role requirements.
-
▸
Capped batch sizeKept small enough that every student gets reviewed lab work.
-
▸
Completion certificateIssued on finishing the modules and the final lab assessment.