Licensable VLSI IP cores
Each core ships as synthesizable RTL with a testbench, a datasheet and integration notes. Don't see what you need — the same team takes on custom design work too.
| Part code | Core | Category | Description | Status |
|---|---|---|---|---|
| CS-I2C-100 | I2C controller | Interface | Master/slave I2C controller, standard and fast mode, with register-mapped configuration. | Silicon proven |
| CS-SPI-200 | SPI controller | Interface | Configurable SPI master/slave core supporting all four clock/phase modes. | Silicon proven |
| CS-UART-150 | UART core | Interface | Programmable-baud UART with FIFO buffering and parity/framing error detection. | Silicon proven |
| CS-SRAM-CTRL-300 | SRAM controller | Memory | Single-port SRAM controller with configurable data width and burst access support. | RTL complete |
| CS-FIR-400 | FIR filter | Digital signal | Parameterizable FIR filter core (8–256 taps) for audio and sensor front-ends. | RTL complete |
| CS-VIP-JTAG-500 | JTAG verification IP | Verification | Reusable JTAG bus functional model and monitor for verifying test-access-port designs. | In development |
Status key — Silicon proven: validated on fabricated silicon. RTL complete: RTL and testbench finished, pre-tapeout. In development: actively being designed.
Licensing a core
Every license includes the RTL source, a UVM or directed testbench, a datasheet covering registers and timing, and a fixed window of integration support from our engineers. We license per-project or per-site depending on how the core will be used.
If a core in the catalog needs modification — a different data width, an added mode, a different bus interface — that's scoped as a custom variant rather than a from-scratch design, which usually keeps turnaround short.
-
▸
RTL + testbenchSynthesizable Verilog/SystemVerilog with a working verification environment.
-
▸
DatasheetRegister map, timing diagrams and integration guidance.
-
▸
Integration supportDirect engineer access for a fixed period after delivery.
Need a specific core or a variant?
Send us your interface, timing and area requirements and we'll come back with a quotation.